1

METHOD AND APPARATUS FOR MANAGING DATA IN A DISTRIBUTED BUFFER SYSTEM

BACKGROUND OF THE INVENTION

1.   Technical Field:

5   The present invention is directed to an improved data processing system. More specifically, the present invention is directed to an apparatus and method for maintaining the correctness of data that has been cached or locally copied in a distributed computing system

10   having a number of separate computing nodes.

2.   Description of Related Art:

In a System Area Network (SAN), the hardware provides a message passing mechanism that can be used for Input/Output devices (I/O) and interposes communications

15   (IPC) between general computing nodes. Processes executing on devices access SAN message passing hardware by posting send/receive messages to send/receive work queues on a SAN channel adapter (CA). These processes also are referred to as "consumers".

20   The send/receive work queues (WQ) are assigned to a consumer as a queue pair (QP). The messages can be sent over five different transport types: Reliable Connected (RC), Reliable datagram (RD), Unreliable Connected (UC), Unreliable Datagram (UD), and Raw Datagram (Raw).

25   Consumers retrieve the results of these messages from a completion queue (CQ) through SAN send and receive work completion (WC) queues. The source channel adapter takes care of segmenting outbound messages and sending them to the destination. The destination channel adapter takes

Docket No. AUS920010495US1

care of reassembling inbound messages and placing them in the memory space designated by the destination's consumer.

Two channel adapter types are present in nodes of the SAN fabric, a host channel adapter (HCA) and a target channel adapter (TCA). The host channel adapter is used by general purpose computing nodes to access the SAN fabric. Consumers use SAN verbs to access host channel 1 adapter functions. The software that interprets verbs and directly accesses the channel adapter is known as the channel interface (CI).

Target channel adapters (TCA) are used by nodes that are the subject of messages sent from host channel adapters. The target channel adapters serve a similar function as that of the host channel adapters in providing the target node an access point to the SAN fabric.

The SAN channel adapter architecture explicitly provides for sending and receiving messages directly from application programs running under an operating system. No intervention by the operating system is required for an application program to post messages on send queues, post message receive buffers on receive queues, and detect completion of send or receive operations by polling of completion queues or detecting the event of an entry stored on a completion queue, e.g., via an interrupt. The SAN channel adapter architecture further provides for special messages known as atomic operations to be sent between end nodes. These special messages operate on the memory of the destination node to alter the content of the memory in a non-interruptible manner. These atomic operations include fetch-and-add, which

Docket No. AUS920010495US1

atomically, i.e. non-interruptably, adds a number contained in the atomic operation message to the memory location and returns the prior content of the memory location.

5   These atomic operations further include a compare-and-swap operation which atomically compares the content of a memory location with a value contained in the atomic operation message. If the two values match, the content of the memory location is replaced with

10   another value contained in the atomic operation message. These operations being atomic means that no other operation can intervene between their internal steps. Specifically, with fetch-and-add, a memory location is retrieved, a value is added to its content, and the

15   result is stored. No other operation on that memory location can occur between the time the memory location is first retrieved and finally stored. Similarly, no other operation can occur on the memory location operated on by compare-and-swap between the time the location's

20   value is initially copied from memory and another value is possibly (depending on the outcome of the comparison) stored in that memory location.

In the SAN architecture, the requirement that no other operation can intervene may be relaxed to reduce

25   the cost of implementation. Instead, no other operations of several different classes may be allowed. Three cases are strong possibilities. First, no other operation done by the channel adapter performing the atomic operation can intervene, but other channel adapters or other host

30   operations can intervene. Second, no other operation performed by any channel adapter can intervene, but other host operations can. Third, nothing on the system,

Docket No. AUS920010495US1

whether the same channel adapter, another channel
adapter, or a host, can intervene.

Therefore, it would be advantageous to have an
improved method, apparatus, and computer implemented
5   instructions for managing operations to access data in a
distributed buffer system.

Docket No. AUS920010495US1

SUMMARY OF THE INVENTION

The present invention provides a method, apparatus, and computer implemented instructions for managing a plurality of caches of data, wherein the data processing
5   system includes a plurality of independent computers. In response to initiating a read operation to read data on a data block, an indication is posted on a directory of data blocks identifying the computer that now holds a copy of that block and a location in the memory of that
10   computer where a flag associated with that block is held. Then in response to initiating a write operation on that data block, messages are sent to all the computers holding that block which resets the said flag, thus informing each computer that the data in that block is no
15   longer valid. These messages are sent using means that perform that flag reset without, in the preferred embodiment, any overhead of interruption of processing on the computers where the flags reside.

Docket No. AUS920010495US1

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as a preferred mode of use, further objectives and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 is a diagram of a distributed computing system is illustrated in accordance with a preferred embodiment of the present invention;

Figure 2 is a functional block diagram of a host processor node in accordance with a preferred embodiment of the present invention;

Figure 3A is a diagram of a host channel adapter in accordance with a preferred embodiment of the present invention;

Figure 3B is a diagram of a switch in accordance with a preferred embodiment of the present invention;

Figure 3C is a diagram of a router in accordance with a preferred embodiment of the present invention;

Figure 4 is a diagram illustrating processing of work requests in accordance with a preferred embodiment of the present invention;

Figure 5 is a diagram illustrating a portion of a distributed computer system in accordance with a preferred embodiment of the present invention in which a reliable connection service is used;

Figure 6 is a diagram illustrating a portion of a distributed computer system in accordance with a

Docket No. AUS920010495US1

preferred embodiment of the present invention in which reliable datagram service connections are used;

Figure 7 is an illustration of a data packet in accordance with a preferred embodiment of the present invention;

Figure 8 is a diagram illustrating a portion of a distributed computer system in accordance with a preferred embodiment of the present invention;

Figure 9 is a diagram illustrating the network addressing used in a distributed networking system in accordance with the present invention;

Figure 10 is a diagram illustrating a portion of a distributed computing system in accordance with a preferred embodiment of the present invention in which the structure of SAN fabric subnets is illustrated;

Figure 11 is a diagram of a layered communication architecture used in a preferred embodiment of the present invention;

Figures 12A-12B are block diagrams illustrating components in a distributed buffer system in accordance with a preferred embodiment of the present invention;

Figure 13 is a diagram of a lock table in accordance with a preferred embodiment of the present invention;

Figure 14 is a flowchart of a process used for obtaining a data block in accordance with a preferred embodiment of the present invention;

Figure 15 is a flowchart of a process used for freeing space of a data block in a cache in accordance with a preferred embodiment of the present invention; and

Docket No. AUS920010495US1

Figure 16 is a flowchart of a process used for completion of obtaining write lock on a data block in accordance with a preferred embodiment of the present invention.

Docket No. AUS920010495US1

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention minimizes the time and overhead involved in ensuring that local copies of data (cached data) are correct in a distributed system
5   comprised of many separate computing nodes in which more than one of those nodes may alter the data.

Such distributed systems may come in many varieties; they include distributed databases, distributed file systems, distributed access methods, and other programs.
10   Such distributed systems are often divided into two classes: Those that operate using shared secondary storage devices (e.g., disks) that all the nodes can access; and those that, by the conventional term, share nothing: secondary storage is always accessed by a single
15   unique owner node, and if data from that storage is needed its unique owner is asked for the data. The present invention applies to both such classes of systems; the only constraint on its utility is that it is applicable only when multiple nodes can cache data that
20   others can alter.

The use of cached data is crucially important to the performance of such systems, since it can dramatically reduce the time required to access such data for processing (reading or writing it); data which is already
25   in a node's memory is clearly faster to access than data anywhere else (e.g., in another node's memory, or on a disk). However, cached data cannot be used unless it is known to be correct. If other nodes in a distributed computing system can change the data, the fact that it
30   has changed must be communicated to all the nodes that have cached the data, so that they can avoid using

Docket No. AUS920010495US1

out-of-date, incorrect, versions of the data. The problem
is compounded by the fact that a node may not be actively
using the data it has cached; that data may instead be
stored because its space is not needed for something

5   else, and it may be used in the future (speculative
retention of data); so locks and other means of
restricting access to the data are not in use. Such
speculative retention has proven very effective in
reducing the need to re-access data from its original

10   source, since it has commonly been observed that many
programs tend to reuse data that they have already
used before.

      The present invention best minimizes the time and
overhead needed to inform other nodes that data is

15   invalid by using capabilities available in SANs,
including atomic operations and remote direct memory
access (RDMA) (described below); however it is not
necessarily limited to a SAN environment. It performs its
function by having each node using the data maintain a

20   validity flag in that node's own memory, and record for
each block of cached data the location of that validity
associated with locking structures for that block. Using
that validity flag data, a different node wishing to
change the data can reset the validity flags in nodes

25   which cache the data. The informing of other nodes can be
accomplished by SAN's RDMA or atomic operations without
requiring any interruption of processing by the caching
nodes, which may be engaged in work having nothing to do
with the data being invalidated. Indeed, since that data

30   may be being retained speculatively, they might never
have occasion to use it again.

Docket No. AUS920010495US1

Figure 1 is a diagram of a distributed computing system in accordance with a preferred embodiment of the present invention. The distributed computer system represented in **Figure 1** takes the form of a system area
5 network (SAN) **100** and is provided merely for illustrative purposes, and the embodiments of the present invention described below can be implemented on computer systems of numerous other types and configurations. For example, computer systems implementing the present invention can
10 range from a small server with one processor and a few input/output (I/O) adapters to massively parallel supercomputer systems with hundreds or thousands of processors and thousands of I/O adapters. Furthermore, the present invention can be implemented in an
15 infrastructure of remote computer systems connected by an Internet or intranet.

SAN **100** is a high-bandwidth, low-latency network interconnecting nodes within the distributed computer system. A node is any component attached to one or more
20 links of a network and forming the origin and/or destination of messages within the network. In the depicted example, SAN **100** includes nodes in the form of host processor node **102,** host processor node **104,** redundant array independent disk (RAID) subsystem node
25 **106,** and I/O chassis node **108.** The nodes illustrated in **Figure 1** are for illustrative purposes only, as SAN **100** can connect any number and any type of independent processor nodes, I/O adapter nodes, and I/O device nodes. Any one of the nodes can function as an end node, which
30 is herein defined to be a device that originates or finally consumes messages or frames in SAN **100.**

Docket No. AUS920010495US1

In one embodiment of the present invention, an error handling mechanism in distributed computer systems is present in which the error handling mechanism allows for reliable connection or reliable datagram communication

5   between end nodes in distributed computing system, such as SAN **100**.

A message, as used herein, is an application-defined unit of data exchange, which is a primitive unit of communication between cooperating processes. A packet is

10 one unit of data encapsulated by networking protocol headers and/or trailers. The headers generally provide control and routing information for directing the frame through SAN. The trailer generally contains control and cyclic redundancy check (CRC) data for ensuring packets

15 are not delivered with corrupted contents.

SAN **100** contains the communications and management infrastructure supporting both I/O and interprocessor communications (IPC) within a distributed computer system. The SAN **100** shown in **Figure 1** includes a

20 switched communications fabric **116**, which allows many devices to concurrently transfer data with high-bandwidth and low latency in a secure, remotely managed environment. End nodes can communicate over multiple ports and utilize multiple paths through the SAN fabric.

25 The multiple ports and paths through the SAN shown in **Figure 1** can be employed for fault tolerance and increased bandwidth data transfers.

The SAN **100** in **Figure 1** includes switch **112**, switch **114**, switch **146**, and router **117**. A switch is a device

30 that connects multiple links together and allows routing of packets from one link to another link within a subnet using a small header Destination Local Identifier (DLID)

Docket No. AUS920010495US1

field. A router is a device that connects multiple
subnets together and is capable of routing frames from
one link in a first subnet to another link in a second
subnet using a large header Destination Globally Unique
5   Identifier (DGUID).

In one embodiment, a link is a full duplex channel
between any two network fabric elements, such as end
nodes, switches, or routers. Example suitable links
include, but are not limited to, copper cables, optical
10   cables, and printed circuit copper traces on backplanes
and printed circuit boards.

For reliable service types, end nodes, such as host
processor end nodes and I/O adapter end nodes, generate
request packets and return acknowledgment packets.
15   Switches and routers pass packets along, from the source
to the destination. Except for the variant CRC trailer
field, which is updated at each stage in the network,
switches pass the packets along unmodified. Routers
update the variant CRC trailer field and modify other
20   fields in the header as the packet is routed.

In SAN **100** as illustrated in **Figure 1**, host
processor node **102**, host processor node **104**, and I/O
chassis **108** include at least one channel adapter (CA) to
interface to SAN **100**. In one embodiment, each channel
25   adapter is an endpoint that implements the channel
adapter interface in sufficient detail to source or sink
packets transmitted on SAN fabric **100**. Host processor
node **102** contains channel adapters in the form of host
channel adapter **118** and host channel adapter **120**. Host
30   processor node **104** contains host channel adapter **122** and
host channel adapter **124**. Host processor node **102** also
includes central processing units **126-130** and a memory

Docket No. AUS920010495US1

132 interconnected by bus system **134**. Host processor node **104** similarly includes central processing units **136-140** and a memory **142** interconnected by a bus system **144**.

5   Host channel adapters **118** and **120** provide a connection to switch **112** while host channel adapters **122** and **124** provide a connection to switches **112** and **114**. In one embodiment, a host channel adapter is implemented in hardware. In this implementation, the host channel

10   adapter hardware offloads much of central processing unit and I/O adapter communication overhead. This hardware implementation of the host channel adapter also permits multiple concurrent communications over a switched network without the traditional overhead associated with

15   communicating protocols. In one embodiment, the host channel adapters and SAN **100** in **Figure 1** provide the I/O and interprocessor communications (IPC) consumers of the distributed computer system with zero processor-copy data transfers without involving the operating system kernel

20   process, and employs hardware to provide reliable, fault tolerant communications.

As indicated in **Figure 1**, router **116** is coupled to wide area network (WAN) and/or local area network (LAN) connections to other hosts or other routers. The I/O

25   chassis **108** in **Figure 1** includes an I/O switch **146** and multiple I/O modules **148-156**. In these examples, the I/O modules take the form of adapter cards. Example adapter cards illustrated in **Figure 1** include a SCSI adapter card for I/O module **148**; an adapter card to fiber channel hub

30   and fiber channel-arbitrated loop (FC-AL) devices for I/O module **152**; an ethernet adapter card for I/O module **150**;

Docket No. AUS920010495US1

a graphics adapter card for I/O module **154**; and a video adapter card for I/O module **156**. Any known type of adapter card can be implemented. I/O adapters also include a switch in the I/O adapter backplane to couple

5   the adapter cards to the SAN fabric. These modules contain target channel adapters **158-166**.

In this example, RAID subsystem node **106** in **Figure 1** includes a processor **168,** a memory **170,** a target channel adapter (TCA) **172,** and multiple redundant and/or striped

10 storage disk unit **174**. Target channel adapter **172** can be a fully functional host channel adapter.

SAN **100** handles data communications for I/O and interprocessor communications. SAN **100** supports high-bandwidth and scalability required for I/O and also

15 supports the extremely low latency and low CPU overhead required for interprocessor communications. User clients can bypass the operating system kernel process and directly access network communication hardware, such as host channel adapters, which enable efficient message

20 passing protocols. SAN **100** is suited to current computing models and is a building block for new forms of I/O and computer cluster communication. Further, SAN **100** in **Figure 1** allows I/O adapter nodes to communicate among themselves or communicate with any or all of the

25 processor nodes in distributed computer system. With an I/O adapter attached to the SAN **100**, the resulting I/O adapter node has substantially the same communication capability as any host processor node in SAN **100**.

In one embodiment, the SAN **100** shown in **Figure 1**

30 supports channel semantics and memory semantics. Channel semantics is sometimes referred to as send/receive or

Docket No. AUS920010495US1

push communication operations. Channel semantics are the
type of communications employed in a traditional I/O
channel where a source device pushes data and a
destination device determines a final destination of the

5   data. In channel semantics, the packet transmitted from
a source process specifies a destination processes'
communication port, but does not specify where in the
destination processes' memory space the packet will be
written. Thus, in channel semantics, the destination

10   process pre-allocates where to place the transmitted
data.

In memory semantics, a source process directly reads
or writes the virtual address space of a remote node
destination process. The remote destination process need

15   only communicate the location of a buffer for data, and
does not need to be involved in the transfer of any data.
Thus, in memory semantics, a source process sends a data
packet containing the destination buffer memory address
of the destination process. In memory semantics, the

20   destination process previously grants permission for the
source process to access its memory.

Channel semantics and memory semantics are typically
both necessary for I/O and interprocessor communications.
A typical I/O operation employs a combination of channel

25   and memory semantics. In an illustrative example I/O
operation of the distributed computer system shown in
Figure 1, a host processor node, such as host processor
node **102,** initiates an I/O operation by using channel
semantics to send a disk write command to a disk I/O

30   adapter, such as RAID subsystem target channel adapter
(TCA) **172.** The disk I/O adapter examines the command and
uses memory semantics to read the data buffer directly

Docket No. AUS920010495US1

from the memory space of the host processor node. After the data buffer is read, the disk I/O adapter employs channel semantics to push an I/O completion message back to the host processor node.

5   In one exemplary embodiment, the distributed computer system shown in **Figure 1** performs operations that employ virtual addresses and virtual memory protection mechanisms to ensure correct and proper access to all memory. Applications running in such a

10   distributed computed system are not required to use physical addressing for any operations.

Turning next to **Figure 2**, a functional block diagram of a host processor node is depicted in accordance with a preferred embodiment of the present invention. Host

15   processor node **200** is an example of a host processor node, such as host processor node **102** in **Figure 1.**

In this example, host processor node **200** shown in **Figure 2** includes a set of consumers **202-208**, which are processes executing on host processor node **200**. Host

20   processor node **200** also includes channel adapter **210** and channel adapter **212**. Channel adapter **210** contains ports **214** and **216** while channel adapter **212** contains ports **218** and **220**. Each port connects to a link. The ports can connect to one SAN subnet or multiple SAN subnets, such

25   as SAN **100** in **Figure 1.** In these examples, the channel adapters take the form of host channel adapters.

Consumers **202-208** transfer messages to the SAN via the verbs interface **222** and message and data service **224.** A verbs interface is essentially an abstract description

30   of the functionality of a host channel adapter. An operating system may expose some or all of the verb

Docket No. AUS920010495US1

functionality through its programming interface. Basically, this interface defines the behavior of the host. Additionally, host processor node **200** includes a message and data service **224,** which is a higher-level

5   interface than the verb layer and is used to process messages and data received through channel adapter **210** and channel adapter **212.** Message and data service **224** provides an interface to consumers **202-208** to process messages and other data.

10   With reference now to **Figure 3A,** a diagram of a host channel adapter is depicted in accordance with a preferred embodiment of the present invention. Host channel adapter **300A** shown in **Figure 3A** includes a set of queue pairs (QPs) **302A-310A,** which are used to transfer

15   messages to the host channel adapter ports **312A-316A.** Buffering of data to host channel adapter ports **312A-316A** is channeled through virtual lanes (VL) **318A-334A** where each VL has its own flow control. Subnet manager configures channel adapters with the local addresses for

20   each physical port, i.e., the port's LID.

        Subnet manager agent (SMA) **336A** is the entity that communicates with the subnet manager for the purpose of configuring the channel adapter. Memory translation and protection (MTP) **338A** is a mechanism that translates

25   virtual addresses to physical addresses and validates access rights. Direct memory access (DMA) **340A** provides for direct memory access operations using memory **340A** with respect to queue pairs **302A-310A.**

        A single channel adapter, such as the host channel

30   adapter **300A** shown in **Figure 3A,** can support thousands of queue pairs. By contrast, a target channel adapter in an

Docket No. AUS920010495US1

I/O adapter typically supports a much smaller number of queue pairs. Each queue pair consists of a send work queue (SWQ) and a receive work queue. The send work queue is used to send channel and memory semantic

5   messages. The receive work queue receives channel semantic messages. A consumer calls an operating-system specific programming interface, which is herein referred to as verbs, to place work requests (WRs) onto a work queue.

10   **Figure 3B** depicts a switch **300B** in accordance with a preferred embodiment of the present invention. Switch **300B** includes a packet relay **302B** in communication with a number of ports **304B** through virtual lanes such as virtual lane **306B**. Generally, a switch such as switch

15   **300B** can route packets from one port to any other port on the same switch.

Similarly, **Figure 3C** depicts a router **300C** according to a preferred embodiment of the present invention. Router **300C** includes a packet relay **302C** in communication

20   with a number of ports **304C** through virtual lanes such as virtual lane **306C**. Like switch **300B**, router **300C** will generally be able to route packets from one port to any other port on the same router.

Channel adapters, switches, and routers employ

25   multiple virtual lanes within a single physical link. As illustrated in **Figures 3A, 3B, and 3C,** physical ports connect end nodes, switches, and routers to a subnet. Packets injected into the SAN fabric follow one or more virtual lanes from the packet's source to the packet's

30   destination. The virtual lane that is selected is mapped from a service level associated with the packet. At any one time, only one virtual lane makes progress on a given

Docket No. AUS920010495US1

physical link. Virtual lanes provide a technique for
applying link level flow control to one virtual lane
without affecting the other virtual lanes. When a packet
on one virtual lane blocks due to contention, quality of
5 service (QoS), or other considerations, a packet on a
different virtual lane is allowed to make progress.

Virtual lanes are employed for numerous reasons,
some of which are as follows: Virtual lanes provide QoS.
In one example embodiment, certain virtual lanes are
10 reserved for high priority or isochroous traffic to
provide QoS. Virtual lanes provide deadlock avoidance.
Virtual lanes allow topologies that contain loops to send
packets across all physical links and still be assured
the loops won't cause back pressure dependencies that
15 might result in deadlock. Virtual lanes alleviate
head-of-line blocking. When a switch has no more credits
available for packets that utilize a given virtual lane,
packets utilizing a different virtual lane that has
sufficient credits are allowed to make forward progress.
20 With reference now to **Figure 4,** a diagram
illustrating processing of work requests is depicted in
accordance with a preferred embodiment of the present
invention. In **Figure 4,** a receive work queue **400,** send
work queue **402,** and completion queue **404** are present for
25 processing requests from and for consumer **406.** These
requests from consumer **402** are eventually sent to
hardware **408.** In this example, consumer **406** generates
work requests **410** and **412** and receives work completion
414. As shown in **Figure 4,** work requests placed onto a
30 work queue are referred to as work queue elements (WQEs).

Send work queue **402** contains work queue elements
(WQEs) **422-428,** describing data to be transmitted on the

Docket No. AUS920010495US1

SAN fabric. Receive work queue **400** contains work queue elements (WQEs) **416-420,** describing where to place incoming channel semantic data from the SAN fabric. A work queue element is processed by hardware **408** in the
5   host channel adapter.

The verbs also provide a mechanism for retrieving completed work from completion queue **404.** As shown in **Figure 4,** completion queue **404** contains completion queue elements (CQEs) **430-436.** Completion queue elements
10 contain information about previously completed work queue elements. Completion queue **404** is used to create a single point of completion notification for multiple queue pairs. A completion queue element is a data structure on a completion queue. This element describes a completed
15 work queue element. The completion queue element contains sufficient information to determine the queue pair and specific work queue element that completed. A completion queue context is a block of information that contains pointers to, length, and other information
20 needed to manage the individual completion queues.

Example work requests supported for the send work queue **402** shown in **Figure 4** are as follows. A send work request is a channel semantic operation to push a set of local data segments to the data segments referenced by a
25 remote node's receive work queue element. For example, work queue element **428** contains references to data segment 4 **438,** data segment 5 **440,** and data segment 6 **442.** Each of the send work request's data segments contains a virtually contiguous memory region. The
30 virtual addresses used to reference the local data segments are in the address context of the process that created the local queue pair.

Docket No. AUS920010495US1

A remote direct memory access (RDMA) read work request provides a memory semantic operation to read a virtually contiguous memory space on a remote node. A memory space can either be a portion of a memory region

5   or portion of a memory window. A memory region references a previously registered set of virtually contiguous memory addresses defined by a virtual address and length. A memory window references a set of virtually contiguous memory addresses that have been

10   bound to a previously registered region.

The RDMA Read work request reads a virtually contiguous memory space on a remote endnode and writes the data to a virtually contiguous local memory space. Similar to the send work request, virtual addresses used

15   by the RDMA Read work queue element to reference the local data segments are in the address context of the process that created the local queue pair. For example, work queue element **416** in receive work queue **400** references data segment 1 **444**, data segment 2 **446**, and

20   data segment **448**. The remote virtual addresses are in the address context of the process owning the remote queue pair targeted by the RDMA Read work queue element.

A RDMA Write work queue element provides a memory semantic operation to write a virtually contiguous memory

25   space on a remote node. The RDMA Write work queue element contains a scatter list of local virtually contiguous memory spaces and the virtual address of the remote memory space into which the local memory spaces are written.

30   A RDMA FetchOp work queue element provides a memory semantic operation to perform an atomic operation on a remote word. The RDMA FetchOp work queue element is a

Docket No. AUS920010495US1

combined RDMA Read, Modify, and RDMA Write operation.
The RDMA FetchOp work queue element can support several
read-modify-write operations, such as Compare and Swap if
equal.

5   A bind (unbind) remote access key (R_Key) work queue
element provides a command to the host channel adapter
hardware to modify (destroy) a memory window by
associating (disassociating) the memory window to a
memory region. The R_Key is part of each RDMA access and
10   is used to validate that the remote process has permitted
access to the buffer.

In one embodiment, receive work queue **400** shown in
Figure 4 only supports one type of work queue element,
which is referred to as a receive work queue element.
15   The receive work queue element provides a channel
semantic operation describing a local memory space into
which incoming send messages are written. The receive
work queue element includes a scatter list describing
several virtually contiguous memory spaces. An incoming
20   send message is written to these memory spaces. The
virtual addresses are in the address context of the
process that created the local queue pair.

For interprocessor communications, a user-mode
software process transfers data through queue pairs
25   directly from where the buffer resides in memory. In one
embodiment, the transfer through the queue pairs bypasses
the operating system and consumes few host instruction
cycles. Queue pairs permit zero processor-copy data
transfer with no operating system kernel involvement.
30   The zero processor-copy data transfer provides for
efficient support of high-bandwidth and low-latency
communication.

Docket No. AUS920010495US1

When a queue pair is created, the queue pair is set
to provide a selected type of transport service. In one
embodiment, a distributed computer system implementing
the present invention supports four types of transport
5   services: reliable, unreliable, reliable datagram, and
unreliable datagram connection service. Reliable and
Unreliable connected services associate a local queue
pair with one and only one remote queue pair. Connected
services require a process to create a queue pair for
10   each process that is to communicate with over the SAN
fabric. Thus, if each of N host processor nodes contain
P processes, and all P processes on each node wish to
communicate with all the processes on all the other
nodes, each host processor node requires P^2 x (N - 1)
15   queue pairs. Moreover, a process can connect a queue
pair to another queue pair on the same host channel
adapter.

A portion of a distributed computer system employing
a reliable connection service to communicate between
20   distributed processes is illustrated generally in **Figure
5**. The distributed computer system **500** in **Figure 5**
includes a host processor node 1, a host processor node
2, and a host processor node 3. Host processor node 1
includes a process A **510**. Host processor node 2 includes
25   a process C **520** and a process D **530**. Host processor node
3 includes a process E **540**.

Host processor node 1 includes queue pairs 4, 6 and
7, each having a send work queue and receive work queue.
Host processor node 2 has a queue pair 9 and host
30   processor node 3 has queue pairs 2 and 5. The reliable
connection service of distributed computer system **500**
associates a local queue pair with one an only one remote

Docket No. AUS920010495US1

queue pair. Thus, the queue pair 4 is used to
communicate with queue pair 2; queue pair 7 is used to
communicate with queue pair 5; and queue pair 6 is used
to communicate with queue pair 9.

5   A WQE placed on one queue pair in a reliable
connection service causes data to be written into the
receive memory space referenced by a Receive WQE of the
connected queue pair. RDMA operations operate on the
address space of the connected queue pair.

10   In one embodiment of the present invention, the
reliable connection service is made reliable because
hardware maintains sequence numbers and acknowledges all
packet transfers. A combination of hardware and SAN
driver software retries any failed communications. The
15 process client of the queue pair obtains reliable
communications even in the presence of bit errors,
receive underruns, and network congestion. If
alternative paths exist in the SAN fabric, reliable
communications can be maintained even in the presence of
20 failures of fabric switches, links, or channel adapter
ports.

In addition, acknowledgments may be employed to
deliver data reliably across the SAN fabric. The
acknowledgment may, or may not, be a process level
25 acknowledgment, i.e. an acknowledgment that validates
that a receiving process has consumed the data.
Alternatively, the acknowledgment may be one that only
indicates that the data has reached its destination.

Reliable datagram service associates a local
30 end-to-end (EE) context with one and only one remote
end-to-end context. The reliable datagram service
permits a client process of one queue pair to communicate

Docket No. AUS920010495US1

with any other queue pair on any other remote node. At a receive work queue, the reliable datagram service permits incoming messages from any send work queue on any other remote node.

5   The reliable datagram service greatly improves scalability because the reliable datagram service is connectionless. Therefore, an endnode with a fixed number of queue pairs can communicate with far more processes and end nodes with a reliable datagram service

10   than with a reliable connection transport service. For example, if each of N host processor nodes contain P processes, and all P processes on each node wish to communicate with all the processes on all the other nodes, the reliable connection service requires P^2 x (N −

15   1) queue pairs on each node. By comparison, the connectionless reliable datagram service only requires P queue pairs + (N −1) EE contexts on each node for exactly the same communications.

       A portion of a distributed computer system employing

20   a reliable datagram service to communicate between distributed processes is illustrated in **Figure 6**. The distributed computer system **600** in **Figure 6** includes a host processor node 1, a host processor node 2, and a host processor node 3. Host processor node 1 includes a

25   process A **610** having a queue pair 4. Host processor node 2 has a process C **620** having a queue pair 24 and a process D **630** having a queue pair 25. Host processor node 3 has a process E **640** having a queue pair 14.

       In the reliable datagram service implemented in the

30   distributed computer system **600**, the queue pairs are coupled in what is referred to as a connectionless transport service. For example, a reliable datagram

Docket No. AUS920010495US1

service couples queue pair 4 to queue pairs 24, 25 and
14. Specifically, a reliable datagram service allows
queue pair 4's send work queue to reliably transfer
messages to receive work queues in queue pairs 24, 25 and
5   14. Similarly, the send queues of queue pairs 24, 25,
and 14 can reliably transfer messages to the receive work
queue in queue pair 4.

In one embodiment of the present invention, the
reliable datagram service employs sequence numbers and
10   acknowledgments associated with each message frame to
ensure the same degree of reliability as the reliable
connection service. End-to-end (EE) contexts maintain
end-to-end specific state to keep track of sequence
numbers, acknowledgments, and time-out values. The
15   end-to-end state held in the EE contexts is shared by all
the connectionless queue pairs communication between a
pair of end nodes. Each endnode requires at least one EE
context for every endnode it wishes to communicate with
in the reliable datagram service (e.g., a given endnode
20   requires at least N EE contexts to be able to have
reliable datagram service with N other end nodes).

The unreliable datagram service is connectionless.
The unreliable datagram service is employed by management
applications to discover and integrate new switches,
25   routers, and end nodes into a given distributed computer
system. The unreliable datagram service does not provide
the reliability guarantees of the reliable connection
service and the reliable datagram service. The
unreliable datagram service accordingly operates with
30   less state information maintained at each endnode.

Turning next to **Figure 7**, an illustration of a data
packet is depicted in accordance with a preferred

Docket No. AUS920010495US1

embodiment of the present invention. A data packet is a
unit of information that is routed through the SAN
fabric. The data packet is an end node-to-end node
construct, and is thus created and consumed by end nodes.

5   For packets destined to a channel adapter (either host or
target), the data packets are neither generated nor
consumed by the switches and routers in the SAN fabric.
Instead for data packets that are destined to a channel
adapter, switches and routers simply move request packets

10   or acknowledgment packets closer to the ultimate
destination, modifying the variant link header fields in
the process. Routers, also modify the packet's network
header when the packet crosses a subnet boundary. In
traversing a subnet, a single packet stays on a single

15   service level.

Message data **700** contains data segment 1 **702**, data
segment 2 **704**, and data segment 3 **706**, which are similar
to the data segments illustrated in **Figure 4**. In this
example, these data segments form a packet **708**, which is

20   placed into packet payload **710** within data packet **712**.
Additionally, data packet **712** contains CRC **714**, which is
used for error checking. Additionally, routing header
716 and transport **718** are present in data packet **712**.
Routing header **716** is used to identify source and

25   destination ports for data packet **712**. Transport header
718 in this example specifies the destination queue pair
for data packet **712**. Additionally, transport header **718**
also provides information such as the operation code,
packet sequence number, and partition for data packet

30   **712**.

The operating code identifies whether the packet is
the first, last, intermediate, or only packet of a

Docket No. AUS920010495US1

message. The operation code also specifies whether the operation is a send RDMA write, read, or atomic. The packet sequence number is initialized when communication is established and increments each time a queue pair

5   creates a new packet. Ports of an endnode may be configured to be members of one or more possibly overlapping sets called partitions.

In **Figure 8,** a portion of a distributed computer system is depicted to illustrate an example request and

10 acknowledgment transaction. The distributed computer system in **Figure 8** includes a host processor node **802** and a host processor node **804.** Host processor node **802** includes a host channel adapter **806.** Host processor node **804** includes a host channel adapter **808.** The distributed

15 computer system in **Figure 8** includes a SAN fabric **810,** which includes a switch **812** and a switch **814.** The SAN fabric includes a link coupling host channel adapter **806** to switch **812;** a link coupling switch **812** to switch **814;** and a link coupling host channel adapter **808** to switch

20 **814.**

In the example transactions, host processor node **802** includes a client process A. Host processor node **804** includes a client process B. Client process A interacts with host channel adapter hardware **806** through queue pair

25 **824.** Client process B interacts with hardware channel adapter hardware **808** through queue pair **828.** Queue pairs **824** and **828** are data structures that include a send work queue and a receive work queue.

Process A initiates a message request by posting

30 work queue elements to the send queue of queue pair **824.** Such a work queue element is illustrated in **Figure 4.**

Docket No. AUS920010495US1

The message request of client process A is referenced by a gather list contained in the send work queue element. Each data segment in the gather list points to a virtually contiguous local memory region, which contains
5   a part of the message, such as indicated by data segments 1, 2, and 3, which respectively hold message parts 1, 2, and 3, in **Figure 4**.

Hardware in host channel adapter **806** reads the work queue element and segments the message stored in virtual
10 contiguous buffers into data packets, such as the data packet illustrated in **Figure 7**. Data packets are routed through the SAN fabric, and for reliable transfer services, are acknowledged by the final destination endnode. If not successively acknowledged, the data
15 packet is retransmitted by the source endnode. Data packets are generated by source end nodes and consumed by destination end nodes.

In reference to **Figure 9**, a diagram illustrating the network addressing used in a distributed networking
20 system is depicted in accordance with the present invention. A host name provides a logical identification for a host node, such as a host processor node or I/O adapter node. The host name identifies the endpoint for messages such that messages are destined for processes
25 residing on end node 900, which is specified by the host name. Thus, there is one host name per node, but a node can have multiple CAs.

A single IEEE assigned 64-bit identifier (EUI-64) **902** is assigned to each component. A component can be a
30 switch, router, or CA. One or more globally unique ID (GUID) identifiers **904** are assigned per CA port **906**. Multiple GUIDs (a.k.a. IP addresses) can be used for

Docket No. AUS920010495US1

several reasons, some of which are illustrated by the following examples. In one embodiment, different IP addresses identify different partitions or services on an end node. In a different embodiment, different IP

5   addresses are used to specify different Quality of Service (QoS) attributes. In yet another embodiment, different IP addresses identify different paths through intra-subnet routes. One GUID **908** is assigned to a switch **910**.

10   A local ID (LID) refers to a short address ID used to identify a CA port within a single subnet. In one example embodiment, a subnet has up to 2^{16} end nodes, switches, and routers, and the LID is accordingly 16 bits. A source LID (SLID) and a destination LID (DLID)

15   are the source and destination LIDs used in a local network header. A single CA port **1006** has up to 2^{LMC} LIDs **912** assigned to it. The LMC represents the LID Mask Control field in the CA. A mask is a pattern of bits used to accept or reject bit patterns in another set of data.

20   Multiple LIDs can be used for several reasons some of which are provided by the following examples. In one embodiment, different LIDs identify different partitions or services in an end node. In another embodiment, different LIDs are used to specify different QoS

25   attributes. In yet a further embodiment, different LIDs specify different paths through the subnet. A single switch port **914** has one LID **916** associated with it.

A one-to-one correspondence does not necessarily exist between LIDs and GUIDs, because a CA can have more

30   or less LIDs than GUIDs for each port. For CAs with redundant ports and redundant conductivity to multiple

Docket No. AUS920010495US1

SAN fabrics, the CAs can, but are not required to, use the same LID and GUID on each of its ports.

A portion of a distributed computer system in accordance with a preferred embodiment of the present
5   invention is illustrated in **Figure 10.** Distributed computer system **1000** includes a subnet **1002** and a subnet **1004.** Subnet **1002** includes host processor nodes **1006, 1008,** and **1010.** Subnet **1004** includes host processor nodes **1012** and **1014.** Subnet **1002** includes switches **1016**
10   and **1018.** Subnet **1004** includes switches **1020** and **1022.** Routers connect subnets. For example, subnet **1002** is connected to subnet **1004** with routers **1024** and **1026.** In one example embodiment, a subnet has up to 216 end nodes, switches, and routers. A subnet is defined as a group of
15   end nodes and cascaded switches that is managed as a single unit. Typically, a subnet occupies a single geographic or functional area. For example, a single computer system in one room could be defined as a subnet. In one embodiment, the switches in a subnet can perform
20   very fast wormhole or cut-through routing for messages. A switch within a subnet examines the DLID that is unique within the subnet to permit the switch to quickly and efficiently route incoming message packets. In one embodiment, the switch is a relatively simple circuit,
25   and is typically implemented as a single integrated circuit. A subnet can have hundreds to thousands of end nodes formed by cascaded switches.

As illustrated in **Figure 10,** for expansion to much larger systems, subnets are connected with routers, such
30   as routers **1024** and **1026.** The router interprets the IP destination ID (e.g., IPv6 destination ID) and routes the IP-like packet. An example embodiment of a switch is

Docket No. AUS920010495US1

illustrated generally in **Figure 3B**. Each I/O path on a switch or router has a port. Generally, a switch can route packets from one port to any other port on the same switch.

5   Within a subnet, such as subnet **1002** or subnet **1004**, a path from a source port to a destination port is determined by the LID of the destination host channel adapter port. Between subnets, a path is determined by the IP address (e.g., IPv6 address) of the destination

10   host channel adapter port and by the LID address of the router port which will be used to reach the destination's subnet.

In one embodiment, the paths used by the request packet and the request packet's corresponding positive

15   acknowledgment (ACK) or negative acknowledgment (NAK) frame are not required to be symmetric. In one embodiment employing certain routing, switches select an output port based on the DLID. In one embodiment, a switch uses one set of routing decision criteria for all

20   its input ports. In one example embodiment, the routing decision criteria are contained in one routing table. In an alternative embodiment, a switch employs a separate set of criteria for each input port.

A data transaction in the distributed computer

25   system of the present invention is typically composed of several hardware and software steps. A client process data transport service can be a user-mode or a kernel-mode process. The client process accesses host channel adapter hardware through one or more queue pairs,

30   such as the queue pairs illustrated in **Figures 3A, 5,** and **6**. The client process calls an operating-system specific programming interface, which is herein referred to as

Docket No. AUS920010495US1

"verbs." The software code implementing verbs posts a
work queue element to the given queue pair work queue.

There are many possible methods of posting a work
queue element and there are many possible work queue
5   element formats, which allow for various cost/performance
design points, but which do not affect interoperability.
A user process, however, must communicate to verbs in a
well-defined manner, and the format and protocols of data
transmitted across the SAN fabric must be sufficiently
10   specified to allow devices to interoperate in a
heterogeneous vendor environment.

In one embodiment, channel adapter hardware detects
work queue element postings and accesses the work queue
element. In this embodiment, the channel adapter
15   hardware translates and validates the work queue
element's virtual addresses and accesses the data.

An outgoing message is split into one or more data
packets. In one embodiment, the channel adapter hardware
adds a transport header and a network header to each
20   packet. The transport header includes sequence numbers
and other transport information. The network header
includes routing information, such as the destination IP
address and other network routing information. The link
header contains the Destination Local Identifier (DLID)
25   or other local routing information. The appropriate link
header is always added to the packet. The appropriate
global network header is added to a given packet if the
destination endnode resides on a remote subnet.

If a reliable transport service is employed, when a
30   request data packet reaches its destination endnode,
acknowledgment data packets are used by the destination
endnode to let the request data packet sender know the

Docket No. AUS920010495US1

request data packet was validated and accepted at the
destination. Acknowledgment data packets acknowledge one
or more valid and accepted request data packets. The
requester can have multiple outstanding request data

5   packets before it receives any acknowledgments. In one
embodiment, the number of multiple outstanding messages,
i.e. Request data packets, is determined when a queue
pair is created.

One embodiment of a layered architecture **1100** for

10   implementing the present invention is generally
illustrated in diagram form in **Figure 11**. The layered
architecture diagram of **Figure 11** shows the various
layers of data communication paths, and organization of
data and control information passed between layers.

15   Host channel adapter endnode protocol layers
(employed by endnode **1111**, for instance) include an upper
level protocol **1102** defined by consumer **1103**, a transport
layer **1104**; a network layer **1106**, a link layer **1108**, and
a physical layer **1110**. Switch layers (employed by switch

20   **1113**, for instance) include link layer **1108** and physical
layer **1110**. Router layers (employed by router **1115**, for
instance) include network layer **1106**, link layer **1108**,
and physical layer **1110**.

Layered architecture **1100** generally follows an

25   outline of a classical communication stack. With respect
to the protocol layers of end node **1111**, for example,
upper layer protocol **1102** employs verbs (**1112**) to create
messages at transport layer **1104**. Transport layer **1104**
passes messages (**1114**) to network layer **1106**. Network

30   layer **1106** routes packets between network subnets (**1116**).
Link layer **1108** routes packets within a network subnet

Docket No. AUS920010495US1

(**1118**). Physical layer **1110** sends bits or groups of bits to the physical layers of other devices. Each of the layers is unaware of how the upper or lower layers perform their functionality.

5   Consumers **1103** and **1105** represent applications or processes that employ the other layers for communicating between end nodes. Transport layer **1104** provides end-to-end message movement. In one embodiment, the transport layer provides four types of transport services

10   as described above which are reliable connection service; reliable datagram service; unreliable datagram service; and raw datagram service. Network layer **1106** performs packet routing through a subnet or multiple subnets to destination end nodes. Link layer **1108** performs

15   flow-controlled, error checked, and prioritized packet delivery across links.

Physical layer **1110** performs technology-dependent bit transmission. Bits or groups of bits are passed between physical layers via links **1122, 1124, and 1126**.

20   Links can be implemented with printed circuit copper traces, copper cable, optical cable, or with other suitable links.

Turning next to **Figures 12A-12B,** block diagrams illustrating components in a distributed buffer system

25   are depicted in accordance with a preferred embodiment of the present invention. In this example, two processing nodes, node **1200** and node **1202,** are both caching data that is normally held on a disk subsystem as illustrated. Node **1200** contains disk cache **1206,** and node **1202**

30   contains disk cache **1208.** These nodes may be implemented using a node, such as host processor node **102** in **Figure 1** or an end node, such as end node **900** in **Figure 9.**

Docket No. AUS920010495US1

For clarity only, it is assumed that a third
processing node, node **1204**, holds in its memory lock
table **1209** Lock table **1209** contains system-wide locks
used to establish ownership of blocks of the data. The
5   blocks of data may take many sizes such as a page. Of
course, each block of data may be a different size from
another block of data. Other mechanisms may be used to
maintain the locks. For example, lock table **1209** may be
distributed among node **1200** and node **1202**. Assume node
10 **1202** reads data block **1210** into its cache, disk cache
1208, from storage **1212** as copy **1214**. At that time, as
shown in **Figure 12A**, node **1202** obtains a read lock for
data block **1210** from node **1204**. This read lock is shown
as entry **1216** in lock table **1209**. This read lock blocks
15 access to data block **1210** by other nodes. Then, when
node **1202** is finished with data block **1210**, node **1202**
releases the read lock in entry **1216** so other nodes may
use data block **1210**.

After node **1202** finishes using copy **1214** in its
20 cache and releases the read lock on that block, no reason
is present for immediately clearing this area in disk
cache **1208**. Such a deletion serves no purpose and merely
uses computing resources to perform the. clearing. The
usual technique used instead is to just let copy **1214**
25 stay there, without any change.

At some future point, the storage area used by copy
1214 may be needed to hold another data block, which also
is referred to as a block. If the storage area is needed
within disk cache **1208**, then the data in copy **1214** is
30 lost. However, node **1202** may know or predict that copy
1214 will be used again relatively soon by a program

Docket No. AUS920010495US1

accessing this data. So it may avoid reusing that
storage, instead preferentially reusing storage that
holds other disk blocks that are less likely to be reused
soon. For example, node **1202** may selectively choose the
5   oldest (least recently used) block in its cache whenever
a new area of storage is needed; this may result in copy
1214 remaining in node **1202**'s memory for a long time,
depending on the rate of new block use and the size of
the cache (how many blocks it holds). Such techniques
10   have proven to be extremely valuable, since if copy **1214**
is needed again it can just be reused in memory without
getting it from disk (or another source). In fact, the
intent of the design of algorithms used to pick a block
in cache to use when a new one is needed is to maximize
15   the chance that blocks such as copy **1214** will still be in
node **1202**'s own disk cache when node **1202** wants to read
it again. Many different strategies are used to do this,
including dividing the cache into areas that have
different reuse patterns, varying parameters of the
20   algorithms used in response to access traffic, etc. So
assume that the algorithm for picking blocks to reuse was
successful: node **1202** wants to use data block **1210** again,
and copy **1214** is still in node **1202**'s cache. As a
necessary first step, node **1202** again gets a read lock
25   for data block **1210** from node **1204**.

At this point, node **1202** would like to reuse copy
1214 it has in its cache. On non-distributed systems,
where there is only one node accessing the data, node
1202 could do so without a problem, and gain a
30   significant performance advantage by doing so. However,
multiple processing nodes are present in this system. As
a result, node **1202** cannot know whether, while copy **1214**

Docket No. AUS920010495US1

was lying unused in node **1202**'s cache, node **1200** wrote into data block **1210**.

As illustrated in **Figure 12B**, node **1200** may obtain a write lock for data block **1210** as illustrated entry **1218**

5   in lock table **1209** for data block **1210** in storage **1212**, read data block **1210** from storage **1212** to form copy **1220** in disk cache **1206**, alter the contents of data block **1210**, write the changed version of data block **1210** back to storage **1212**, and release the write lock. All these

10   steps may occur while copy **1214** remains in node **1202**'s cache unused. With this sequence of events, which includes node **1200**'s release of the write lock on data block **1210**, no record of the fact that data block **1210** was changed is made. As a result, node **1202** has no way

15   of knowing whether it can correctly reuse the cached copy of data block **1210**, copy **1214**, (with a large performance gain resulting) or must obtain a corrected copy from disk.

The usual solution to this problem is to maintain a

20   directory in some node (or distributed across nodes) that tracks nodes that have copies of disk blocks at all times. Then, whenever a write is attempted on a block, the node managing the directory is informed first of the attempt. This node uses the directory to inform the

25   other nodes with a copy that their copy is no longer any good, for example, by multicasting an invalid signal or message for a block; after that, the write is allowed to proceed. This solution requires resources to maintain the directory, but more importantly the message to each node

30   holding the block will disrupt processing there, lowering efficiency; and it may be done with no result at all,

Docket No. AUS920010495US1

since there is no guarantee that any of the nodes holding the block will in fact ever reuse the block.

One present solution avoids disrupting processing on the nodes holding cached blocks that must be invalidated

5   is used in IBM's Parallel Simplex. This solution is based on proprietary hardware and on the assumption that a central node (called the coupling facility) holds all locks, processes all the invalidate signals, and also maintains a secondary cache of all blocks cached anywhere

10   else. In contrast, the mechanism of the present invention does not require a secondary cache or a centralized locking facility, distributes the required invalidation processing among the nodes of the system, and uses nonproprietary hardware such as an InfiniBand

15   SAN.

The description of the mechanism of the present invention, as described below, first sets forth the data structures used, the initialization performed in the system, and the operations of obtaining access to a data

20   block which may be correct in a node's cache, freeing space in a node's cache, and additional operations needed before writing into a data block when first obtaining a write lock on it. It is assumed in this description that each node caching data from a given data set is

25   identified by an index starting from 0. The actual address, such as an InfiniBand SAN Local Identifier (LID) used to communicate with that node is computed from that index in some fashion, for example, by establishing a table of LIDs that can be indexed by the node's index.

30   Other means of association are possible.

Docket No. AUS920010495US1

In one embodiment of the present invention, the
other data structures used are of two types. The first
type is located in each node that caches data. The data
structure is a set of locations reserved in the memory of
5   that node, with one location being associated with each
block of data caches. These locations are referred to as
the validity flags for the data. These might be in a
table associated with the cache, or embedded in other
data associated with the cache, such as tables indicating
10   which data block if any currently has a copy in which
area of the cache.

In a second type of data structure, data locations
are present that hold or are associated with system-wide
locks. In these examples, one such data structure is
15   allocated for each data block currently in use anywhere
in the system. This data structure also is referred to
as a lock table. This data structure also may be
centralized in one node or may be distributed among many
nodes using, for example, a hash function on the data
20   block name to determine the node in which a particular
block's lock data is held. Associated with each entry in
the lock table is data identifying the node and the
location in the node where the validity flag for a given
block exists. There are as many entries there as there
25   are nodes in the system, since each node holds at most
one copy of a data block. The format of this table may
vary widely.

Turning next to **Figure 13,** a diagram of a lock table
is depicted in accordance with a preferred embodiment of
30   the present invention. Lock table **1300** is located within
memory **1302** of a node. In this example, lock table **1300**
is embedded with tables **1302, 1304, 1306,** and **1308** in

Docket No. AUS920010495US1

this example. In lock table **1300**, each embedded table is
shown after a lock location as an array N elements long
in which N is the number of nodes in the system. Entry
1310 in that sub-array, for lock Z, is an example of a
5   validity flag location: the memory address, in node whose
index is K, of the validity flag for the block locked by
lock Z in entry **1310**.

Atomic operations on locks may be generated by HCA
1312. Additionally, HCA **1312** may initiate a read direct
10   memory access (RDMA) to obtain validity flag location
(VFL) data. In this example, HCA **1312** may obtain VFL
data from table **1304**. An operation on a lock table
location may be performed on entry **1314**.

Alternatively, instead of an array of locations, a
15   bit vector identifying the node may be present. In this
case, an array in the memory of the node itself is
accessed by the algorithms to be described to find the
location of the validity flag for a given block.
Additional organizations also may exist. The validity
20   flag locations must themselves be annotated in some way
so the locations provide an indication of instances when
the locations do not contain a valid location indicating
that the associated block is not held in the associated
node's cache at all. In the depicted example, this
25   indication is made by storing in the validity flag
location a distinguished value, such as 0 or all 1s in
binary notation, that is understood not to designate a
valid location. An alternative implementation is to use
a separate vector of bits, one for each validity flag,
30   each of these bits is in one state when the validity flag
location is valid and is in another state when the
validity flag is invalid.

Docket No. AUS920010495US1

Before any of the processes participating in caching the same set of data is started, as is normal practice, the facilities for holding and granting locks across multiple nodes are initialized. At any point during that
5   initialization, but before it is complete, the validity flag locations are all initialized to indicate that their contents are invalid. As each process on a node participating in caching the same set of data is started, it must be initialized in the following way (steps in any
10   order): (1) The node must be given the location of the lock table or equivalent structure in whatever node or nodes holds lock tables and serves as a base from which to find the validity flags. (2) The node must allocate validity flags for each data block location in its cache,
15   and set them all to a value indicating "invalid data" (such as 0).

With reference now to **Figure 14,** a flowchart of a process used for obtaining a data block is depicted in accordance with a preferred embodiment of the present
20   invention. The process illustrated in **Figure 14** may be implemented in a node, such as host node **102** in **Figure 1** or end node **900** in **Figure 9.**

The process begins by obtaining a lock on a block (step **1400**). The lock obtained is of the appropriate
25   type depending on whether a read or write is to be performed on the block. The particular mechanism depends on the kind of locking protocol used in the system. For example, a read lock may be granted while other nodes are also holding read locks, but a write lock may be granted
30   only if no other node is holding a read or write lock. This process may involve delay and waiting. If a write lock is required, additional processing is needed as

described in a later subsection. A determination is made as to whether a copy of the block is present locally in a cache (step **1402**). If a copy of the block is in the cache, the buffer's validity flag is checked and a
5   determination is made as to whether the block copy contains valid content (step **1404**). If the answer to this determination is yes, the process terminates.

With reference again to step **1402**, if a copy of the block is not in a cache, a space is found or made in the
10   cache by removing a block (step **1406**). Space is freed locally in a cache within the node. The block is registered and the validity flag is allocated (step **1408**). A fresh copy of the block is obtained from a secondary storage and is written into the local cache
15   (step **1410**). The block's validity flag is marked to indicate that the block is valid (step **1412**) with the process terminating thereafter. This flag is set to have a location that corresponds to the location of this block within the cache in addition to being set as valid.
20   Turning back to step **1404**, if the buffer's validity flag is not valid, the process proceeds to step **1410** as described above.

The process described above performs registration in step **1408**. This step involves setting the validity flag
25   location associated with the node doing the processing and the block. This setting may be performed in the example data structure of **Figure 13** described above by computing the location in the lock table of the appropriate validity flag location (adding to the base
30   address N times the lock number plus the node index); and having computed that location, perform a remote DMA

Docket No. AUS920010495US1

operation to store the address of the validity flag into the table at that location.

Turning next to **Figure 15,** a flowchart of a process used for freeing space of a data block in a cache is

5   depicted in accordance with a preferred embodiment of the present invention. The process illustrated in **Figure 15** may be implemented in a node, such as host node **102** in **Figure 1** or end node **900** in **Figure 9.**

When a process wishes to free space in its cache,

10   the process must first find a block in the cache that is currently not locked. Space may be freed, for example, to read in the data is a new block. If a block is locked, the data for this block is currently in use by some other operation and cannot be freed up to be

15   overwritten with data from another block. If there are no blocks that are not locked, the action taken depends on criteria that may vary from case to case; for example, the operation requiring the free space may be aborted, or it may be suspended until unlocked blocks are available,

20   or other actions may be taken.

The process begins by searching for an unlocked block whose storage area is to be reused (step **1500**). A determination is then made as to whether an unlocked block is available (step **1502**). From among the possible

25   unlocked blocks, one unlocked block is selected by some criterion that may vary from case to case. For example, the process may associate with each block information indicating when the block was last used, and choose the least recently used one. Many other techniques are

30   possible. If the unlocked block is available, the chosen block is de-registered (step **1504**). The block is de-registered in step **1504** by setting its validity flag

Docket No. AUS920010495US1

location invalid. In the depicted example, this step may
be performed by computing the address of the validity
flag location and using RDMA to write a 0 or other
invalid address value in that location. Then, control
5   data structures are updated to indicate the space used by
the chosen block is now free (step **1506**) with the process
terminating thereafter.

Turning back to step **1502**, if an unlocked block is
unavailable, an action appropriate to the application is
10   taken using the data (step **1508**) with the process then
proceeding to step **1504** as described above. For example,
the operation requiring the free space may be aborted, or
it may be suspended until unlocked blocks are available,
or more space for blocks may be allocated, or other
15   actions may be taken. In the example implementation shown
in **Figure 15,** an action is taken that results in an
unlocked block being made available so the operation may
continue.

Turning next to **Figure 16,** a flowchart of a process
20   used for completion of obtaining write lock on a data
block is depicted in accordance with a preferred
embodiment of the present invention. The process
illustrated in **Figure 16** may be implemented in a node,
such as host node **102** in **Figure 1** or end node **900** in
25   **Figure 9**.

The process begins by obtaining a write lock on the
data block (step **1600**). As described previously, the
manner in which the write lock is obtained depends on the
locking protocol of the system and may involve delay
30   until other nodes release read locks. Thereafter, a
block of validity flag locations associated with the
block is obtained using RDMA (step **1602**). These

Docket No. AUS920010495US1

locations form a set of elements for the block. A
determination is made as to whether an unprocessed
element is present in the block (step **1604**). If an
unprocessed element is present, a determination is made

5   as to whether the validity flag for the unprocessed flag
is valid (step **1606**). If the validity flag is valid, the
validity flag is reset in a node corresponding to the
validity flag for the element using RDMA (step **1608**) with
the process then returning to step **1604** as described

10   above.

Turning back to step **1606**, if the validity flag is
invalid, the process returns to step **1604** as described
above. Referring back to step **1604**, if an unprocessed
element is not present, the process terminates.

15   The process may use remote DMA to the node holding
the validity flag to set the validity flags to a state
indicating that the block is no longer valid. Using the
data structure of **Figure 13** described above, the list of
nodes and validity flag locations may be obtained by a

20   single remote DMA that reads the list of validity flag
locations. The location of the list is determined as
described previously. Then, for each element in the
list, the process checks the location in the list. If it
is valid, it performs the operation described above to

25   reset the flag on that node; otherwise it continues
checking the next element of the list. Either way, the
validity flag in each node holding a cached copy of the
data is reset without any involvement by the node holding
that cached data, since this is done using a remote DMA

30   operation that does not affect its current processing. As
mentioned earlier, that the node is informed without
being interrupted is one of the key features of this

Docket No. AUS920010495US1

invention.   Since each node must use the SAN to do remote
operations such as remote DMA on any of the nodes
participating, the Reliable Datagram facility of an
InfiniBand SAN, if present, can be used for all of those
5   communications; this will result in no decrease in speed,
and a reduction in the resources required.

In many of the sections above in which a remote DMA
is described, the atomic operation compare-and-swap of an
InfiniBand SAN can be used when the prior content of the
10   validity flag or the validity flag location is known. For
example, when registering a block, the prior content of
the validity flag location should contain the entry
indicating it was invalid. This results in no loss of
performance and insignificant additional resources used,
15   and can provide valuable error-checking: If the content
was not the expected one, something is clearly wrong, and
the system can be halted or other action taken before the
error propagates and causes corrupted data.   To highlight
the innovation in this invention and avoid unnecessary
20   complexity, the discussion above was all written as if
the unit of storage moved to and from disk and memory is
the same unit locked, and the same unit that has to be
tracked for correctness. For many uses of this technique,
this may lead to thrashing due to "false sharing"
25   behavior: only part of a unit read or written from
storage was actually modified by a write, for example.
Those skilled in the art will recognize that the
techniques described here can also be used when the unit
of data moved to and from storage, the unit locked, and
30   the unit tracked for correctness have different sizes
within reasonable limits.

Docket No. AUS920010495US1

     It is important to note that while the present invention has been described in the context of a fully functioning data processing system, those of ordinary skill in the art will appreciate that the processes of

5   the present invention are capable of being distributed in the form of a computer readable medium of instructions and a variety of forms and that the present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the

10   distribution. Examples of computer readable media include recordable-type media, such as a floppy disk, a hard disk drive, a RAM, CD-ROMs, DVD-ROMs, and transmission-type media, such as digital and analog communications links, wired or wireless communications

15   links using transmission forms, such as, for example, radio frequency and light wave transmissions. The computer readable media may take the form of coded formats that are decoded for actual use in a particular data processing system.

20   The description of the present invention has been presented for purposes of illustration and description, and is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in

25   the art. The embodiment was chosen and described in order to best explain the principles of the invention, the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are

30   suited to the particular use contemplated.